

# Model : J10IL1

## Intel Diamondville CPU +Intel 945GSE+ Intel ICH7-M


PAGE	CONTENT
1.	COVER PAGE
2.	SYSTEM BLOCK DIAGRAM
3.	POWER DIAGRAM & SEQUENCE
4.	SEQUENCE DIAGRAM
5.	GPIO & POWER CONSUMPTION
6.	CPU Diamondville-1/2
7.	CPU Diamondville-2/2
8.	CLOCK GENERATOR
9.	945GSE- Host(1/4)
10.	945GSE- DDR(2/4)
11.	945GSE- DMI & VGA(3/4)
12.	945GSE- POWER & GND(4/4)
13.	DDR2 SODIMM
14.	LCD
15.	SB ICH7M- HOST(1/4)
16.	SB ICH7M- PCI & GPIO(2/4)
17.	SB ICH7M- PCIE & USB(3/4)
18.	SB ICH7M- POWER & GND(4/4)
19.	MINICARD/BD1/BD2
20.	LAN- RTL8100CL
21.	WEBCAM/TOUCH PAD/FAN/PW
22.	USB CONN
23.	CARD/USB CON
24.	CRT
25.	ITE8512E
26.	POWER SWITCH
27.	DC IN/BATT IN/Charger
28.	+V3.3A/+V5A(OZ815)
29.	CPU_CORE(MAX8796)
30.	+V1.8S/+V1.05 (OZ8138)
31.	+V1.5/+V0.9S/+V2.5
32.	Change Notes

MB	Revision History	
A	03/31/08	Initial REV.A
B	05/23/08	Release REV.B
C	??/??/08	Release REV.C


### J10IL1 REV.C P/N LIST

	PCB P/N	PCB ASSY P/N
Initial REV.A		
MB BD	37GJ10000-A0	82GJ10000-A0
Function BD	35GWJ1000-A0	80GWJ1000-A0
Release REV.B		
MB BD	37GJ10000-B0	82GJ10000-B0
Function BD	35GWJ1000-B0	80GWJ1000-B0
RJ11 BD	35G9J1000-A0	80G9J1000-A0
Release REV.C		
MB BD	37GJ10000-C0	
Function BD	35GWJ1000-C0	
RJ11 BD	35G9J1000-B0	

# J10IL1/J30 System Block Diagram




POWER BLOCK DIAGRAM




J10IL1 M/B Power Rail State :

	++V_LDO	++VA	++VS	++V	CLK
AC/DC S0/Moff (Full On)	ON	ON	ON	ON	ON
AC/DC S3/Moff (STR)	ON	ON	ON	OFF	Only MCH BCLK
AC/DC S4/Moff (STD)	ON	ON	OFF	OFF	OFF
AC S5/Moff (Soft Off)	ON	ON	OFF	OFF	OFF
DC S5/Moff (Soft Off)	ON	OFF	OFF	OFF	OFF

Poewr On Sequence



# J10IL1 Power on Sequence Diagram



ICH-7M GPIO	
GPIO0	PM_BMBUSY#
GPIO1	PCI_REQ#5
GPIO2	INT_PIRQE#
GPIO3	INT_PIRQF#
GPIO4	INT_PIRQG#
GPIO5	INT_PIRQH#
GPIO6	N.C
GPIO7	EC_SCI#
GPIO8	EC_EXTSMI#
GPIO9	PNLSW2
GPIO10	PNLSW1
GPIO11	SMB_ALERT#
GPIO12	PNLSW0
GPIO13	SMC_WAKE_SCI#_R
GPIO14	N.C
GPIO15	N.C
GPIO16	PM_DPRS_LPVR_R
GPIO17	PCI_GNT#5
GPIO18	PM_STPPCI#
GPIO19	SATA0_R1
GPIO20	PM_STPCPU#
GPIO21	SATA0_R0
GPIO22	ICH_GPIO22
GPIO23	N.C
GPIO24	N.C
GPIO25	N.C
GPIO26	N.C
GPIO27	PM_S3HOT#_R
GPIO28	N.C
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_CLKRUN#
GPIO33	HDA_DOCK_EN#
GPIO34	N.C
GPIO35	N.C
GPIO36	SATA0_R2
GPIO37	SATA0_R3
GPIO38	N.C
GPIO39	N.C
GPIO40	N.C
GPIO41	N.C
GPIO42	N.C
GPIO43	N.C
GPIO44	N.C
GPIO45	N.C
GPIO46	N.C
GPIO47	N.C
GPIO48	N.C
GPIO49	N.C
GPIO50	N.C
GPIO51	N.C
GPIO52	N.C
GPIO53	N.C
GPIO54	N.C
GPIO55	N.C
GPIO56	N.C
GPIO57	N.C
GPIO58	N.C
GPIO59	N.C
GPIO60	N.C

ITE8512E GPIO Pin Definition list	
GPA0	BTL_BEEP
GPA1	BRIGHTNESS_R
GPA2	PWR_LED
GPA3	BUTTON_LED
GPA4	CHG_R_LED
GPA5	CHG_G_LED
GPA6	X
GPA7	X
GPB0	VGA_CORE_ON
GPB1	VGA_VRAM_ON
GPB2	VGA_VDDR3_ON
GPB3	SMB_CLK_GEN
GPB4	SMB_DATA_GEN
GPB5	X
GPB6	X
GPB7	PWR_KEEP
GPC0	X
GPC1	SMB_CLK_BAT
GPC2	SMB_DATA_BAT
GPC3	X
GPC4	X
GPC5	+V2.5_ON
GPC6	X
GPC7	+V5S_ON
GPD0	AC_IN
GPD1	WEBCAM_EN
GPD2	PLT_RST#_EC
GPD3	EC_EXTSCI#_R
GPD4	EC_EXTSMI#_R
GPD5	PM_THROTTLING#
GPD6	FAN_SPEED#
GPD7	PM_PWRBTN#
GPE0	BKL_EC
GPE1	MUTE_AMP#
GPE2	PM_RSMRST#
GPE3	PM_SYSRST#
GPE4	PWR_SW
GPE5	PM_SLP_S3#
GPE6	PM_SLP_S4#
GPE7	X
GPF0	RF_LED
GPF1	RF_OFF#
GPF2	X
GPF3	X
GPF4	PS2_CLK_TP
GPF5	PS2_DATA_TP
GPF6	SMB_CLK_VGA
GPF7	SMB_DATA_VGA
GPH0	VCC_MCH_VRPWRGD
GPH1	VCORE_ON
GPH2	+V5_ON
GPH3	+V3.3_ON
GPH4	+V3.3S_ON
GPH5	X
GPH6	+V1.05_ON
GPG1	+V1.8S_ON
ADC0/GPI0	BATT_TEMP
ADC1/GPI1	ADAPTOR_I
ADC2/GPI2	BAT_I
ADC3/GPI3	BAT_V
ADC4/GPI4	THERM#_VGA
ADC5/GPI5	EC_PROCHOT
ADC6/GPI6	X
ADC7/GPI7	PM_SLP_S5#

ITE8512E GPIO Pin Definition list	
DAC0/GPJ0	EC_BL_PWM
DAC0/GPJ1	CHG_I
DAC0/GPJ2	FAN_CTRL0
DAC0/GPJ3	SENBAT_V
DAC0/GPJ4	CHG_V
DAC0/GPJ5	CHG_ON

ITE8512E KB Matrlk interface	
KS10/STB#	KB_SIN0
KS11/AFD#	KB_SIN1
KS10/STB#	KB_SIN2
KS13SLIN#	KB_SIN3
KS14	KB_SIN4
KS15	KB_SIN5
KS16	KB_SIN6
KS17	KB_SIN7
KS00/PD0	KB_SOUT0
KS01/PD1	KB_SOUT1
KS02/PD2	KB_SOUT2
KS02/PD3	KB_SOUT3
KS02/PD4	KB_SOUT4
KS02/PD5	KB_SOUT5
KS02/PD6	KB_SOUT6
KS02/PD7	KB_SOUT7
KS08/ACK#	KB_SOUT8
KS09/BUSY	KB_SOUT9
KS010/PE	KB_SOUT10
KS011/ERR#	KB_SOUT11
KS012/SLCT	KB_SOUT12
KS013	KB_SOUT13
KS014	KB_SOUT14
KS015	KB_SOUT15

ITE8512E SPI Flash ROM interface	
FLFRAME#/GPG2	FLFRAME#
FLAD0/SC#	SPI_CE#
FLAD1/S1	SPI_DIN
FLAD2/S2	SPI_DOUT
FLAD3/GPG6	LID#
FLCLK/SCK	SPI_CLK
FLRST#/WU17/GPG0/TM	BKL_EC

ITE8512E System & LPC Bus	
LAD0	LPC_AD0
LAD1	LPC_AD1
LAD2	LPC_AD2
LAD3	LPC_AD3
SERIRQ	INT_SERIRQ
LFRAME#	LPC_FRAME#
LPCCLK	CLK_PCI_LPC
WRST#	LRST#

ITE8512E Clock	
CK32K	EC32KI
CK32KE	EC32KO

ITE8512E Power	
VSTBY0	+3.3VA
VSTBY1	+3.3VA
VSTBY2	+3.3VA
VSTBY3	+3.3VA
VSTBY4	+3.3VA
VSTBY5	+3.3VA
VBAT	+3.3VA
AVCC	+3.3VA
VCC	+3.3V

945GSE				
	CPU Socket P	GMCH GFX Freq/Core Volt	Memory	TDP
945GSE	Diamondville FSB 533 MHz	533MHZ/+V1.05	DDR2 400/533 MHz	3.5~5.5W

Diamondville CPU					
Freq. (GHz)	CPU CORE (V)	ICC(A)	TDP (W)	TjMAX ( )	
1.6	VID fixed at 1.1V	2.2	2.5	90	

ITE8512E GND	
AVSS	EC-AVSS-75
VSS0	GND
VSS1	GND
VSS2	GND
VSS3	GND
VSS4	GND
VSS5	GND
VSS6	GND

945GMS GPIO	
CFG_0	MCH_BSEL0
CFG_1	MCH_BSEL1
CFG_2	MCH_BSEL2
CFG_3	N.C
CFG_4	N.C
CFG_5	MCH_CFG_5
CFG_6	N.C
CFG_7	MCH_CFG_7
CFG_8	N.C
CFG_9	MCH_CFG_9
CFG_10	MCH_CFG_10
CFG_11	N.C
CFG_12	MCH_CFG_12
CFG_13	MCH_CFG_13
CFG_14	N.C
CFG_15	N.C
CFG_16	MCH_CFG_16
CFG_17	N.C
CFG_18	N.C
CFG_19	MCH_CFG_19
CFG_20	MCH_CFG_20

945GSE				
VCC	ICC (mA)	mW	TEMP ( )	
+V1.05	3720	3906	105	
+V1.5	2034	3051		
+V3.3	160	528		
+V1.8S	1752	3154		
+V0.9S	0.02	0.02		
+V2.5	142	355		

ICH7-M			
VCC	ICC (mA)	mW	TEMP ( )
+5V	6	30	70
+5VS	10	50	
+V3.3	366	1207	
+V3.3S	55	182	
+V1.5	1629	2444	
+V1.05	1001	1050	


ITE8512E			
VCC	ICC (mA)	mW	TEMP ( )
+V3.3A	300	990	70


ICS 9LPR310			
VCC	ICC (mA)	mW	TEMP ( )
+V3.3	450	1485	70

RTL8100CL			
VCC	ICC (mA)	mW	TEMP ( )
+V3.3S	80	264	70
+V2.5	40	100	

RTS5158E			
VCC	ICC (mA)	mW	TEMP ( )
+V3.3	250	825	70

ALC662			
VCC	ICC (mA)	mW	TEMP ( )
+5V	55	275	70
+V3.3	35	116	








**ELITEGROUP**



Project : J10IL1

Size	Document Number	Rev
	CPU Diamondville-2/2	C
Date:	Monday, July 07, 2008	Sheet 7 of 32












ELITEGROUP


Project : J101L1

Size	Document Number	Rev
	945GSE- DDR(2/4)	C
Date:	Monday, July 07, 2008	Sheet 10 of 32















PNLSW2	PNLSW1	PNLSW0	Panel type
L	L	L	Reserved
H	H	H	800X480 (CPT 7") old
H	H	L	800X480 (TPO 7")
H	L	H	800X480 (Samsung 7")
H	L	L	800X480 (CPT 7") new
L	H	H	800X480 (CPT 9")
L	H	L	1024X600 (AUO 8.9")









CMOS Settings	JP1
Clear CMOS	Short
Keep CMOS	Open



Layout Note: Place stuffing  
option minimize stubs

for Singal cross power  
plane compensate







Layout Note: CAP needs to be placed within 100mils of pin AD17 of ICH7 on the bottom side or 140mils on the top.

Layout Note: CAP needs to be placed within 100mils of pin F6 of ICH7 on the bottom side or 140mils on the top.

Layout Note: Place above CAPS within 100mils of ICH7 on the bottom side or 140mils on the top near Pin D28, T28, AD28

Place above CAPS within 100mils of ICH7 on the bottom side or 140mils on the top,


Place CAP within 100mils of ICH7 on the bottom side or 140mils on the top near pin AG5,

Place CAP within 100mils of ICH7 on the bottom side or 140mils on the top ,


Place CAP within 100mils of ICH7 on the bottom side or 140mils on the top ,

Place CAP within 100mils of ICH7 on the bottom side or 140mils on the top near pin AG9,


## Daughter BD1 Connector




## Daughter BD1 Connector



## Mini Card




## BD2 Connector






**ELITEGROUP**


Project : J10I11

Size	Document Number	Rev
	SCHMATICS	C
Date:	Monday, July 07, 2008	Sheet 19 of 32




Size	Document Number	Rev
	SCHEMATICS <b>WEBCAM/TOUCH PAD/FAN/PW</b>	C
Date:	Monday, July 07, 2008	Sheet 21 of 32







	R101
CLK GEN 48MHz input	0 Ohm
12MHz Crystal input	Floating


LUN0/ALL



## USB PORT



# CRT







**ECS ELITEGROUP**


Project : J10IL1

Size	Document Number	Rev
	SCHEMATICS	CRT
Date	Monday, July 07, 2008	Sheet 24 of 32












## Battery Voltage Detect




## Charge / Discharge Detect








$$\text{Output Voltage} = [V_{\text{ref}} \times R2 / (R1 + R2)] \times 2$$



EC_SKIP	+3V/+5V_ON Voltage	Mode
H	2.1V > 815_ON > 0.6V	PM
L	> 2.1V	SKIP







J10IL1 C-Phase Change Notes :

20080626 modify item :  
Page 22 modify list :  
1. Del R611,R612,R613,R614 location -> EMI don't need choke colay circuit  
Page 6 modify list :  
2. U4 value change to ''ATOM-SLB73'' with P/N ''01G0175K0-10'' -> C-phase request  
Page 9 modify list :  
3. U5 value change to ''QG92945GSE'' with P/N ''02G929450-10'' -> C-phase request  
Page 15 modify list :  
4. U9 value change to ''ICH7M-SL8YB-B0'' with P/N ''02G700000-G0'' -> C-phase request

20080630 modify item :  
Page 22 modify list :  
5. Change H6 location name to H501 -> the stand-off need on bottom side

20080702 power modify item :  
Page 27 modify list :  
6. remove pc22 ->for EMI solution  
7. add PQ15 TR-2N3904 PR94 1.3K-1-04 ->for apc circuit

20080702 modify item :  
Page 21 modify list :  
8. Modify net BOTTON\_LED# to BUTTON\_LED# with LED1,LED2 pin C -> net name error

20080704 power modify item :  
Page 27 modify list :  
9. add @pq514,@pr21,@pq505,@pr39 ->battery can't pre-charge 100ma circuit  
10. change pc70 to .lu-16-04x-k & add pc22 change to reserve ->EMI solution

20080704 modify item :  
Page 25 modify list :  
11.U506 pin 124 connect to PRE\_CHARGE -> pre-charge circuit

20080707 modify item :  
Page 25 & Page 27 modify list :  
12.Del modify 9 , modify 11 -> layout not enough space

Power modify item :  
  
2008???? power modify item :  
Page ?? modify list :  
1.